Hardware & Making
corebooting Intel-based systems
December 30, 2024
2:45 PM – 3:25 PM Add to calendar
2:45 PM – 3:25 PM Add to calendar
Saal ZIGZAG
Gaining a reasonable level of trust on the firmware that runs your everyday activities
Corebootable or not corebootable, that is the question.
The nerdiest nerds already corebooted their old X230 ThinkPads... but what about your new ThinkPad, or even your gaming rig? Well, Intel has a trick called the "BootGuard" inside the Management Engine.
It is supposed to protect the firmware and only allow updates from signed sources... somewhat like the Secure Boot. This means we can't coreboot our newer machines, right?
..right? Well, for that to work... it needs team-play between OEMs and Intel, which doesn't always work out.
In this talk you will learn how to port coreboot to modern Intel systems - how we did it and even got to game on them.
We'll go over coreboot development, tell you how to find ~~potential subjects~~ compatible mainboards and what it would take to boot on them!). We'll explain what are "payloads", which one is right for you, and what it takes to make such system run mainline Linux.
We'll also take a look at current state of AMD systems and how they're doing with OpenSIL (which will replace AGESA in the coming years).
Additional information
| Live Stream | https://streaming.media.ccc.de/38c3/zigzag |
|---|---|
| Type | Talk |
| Language | English |
More sessions
| 12/27/24 |
I'm not big-brained enough to use cameras on Linux, so I decided to write my own camera stack (based on a real story).
|
| 12/27/24 |
Reverse engineering the Wi-Fi peripheral of the ESP32 to build an open source Wi-Fi stack.
|
| 12/27/24 |
Many developers know that the answer to "How do I debug this microcontroller" is either "JTAG" or "SWD". But what does that mean, exactly? How do you get from "Wiggling wires" to "Programming a chip" and "Halting on breakpoints"? This talk will cover how common debug protocols work starting from signals on physical wires, cover common mechanisms for managing embedded processors, and ending up at talking to various common microcontrollers.
|
| 12/27/24 |
The Iridium satellite (phone) network is evolving and so is our understanding of it. Hardware and software tools have improved massively since our last update at 32C3. New services have been discovered and analyzed. Let's dive into the technical details of having a lot of fun with listening to satellites.
|
| 12/27/24 |
The 530 tons and 63 meter tall Ariane 6 rocket finally launched on July 9th 2024 carrying our open-source developed payloads – the SIDLOC experiment and the satellite Curium One – into space. SIDLOC tested a new, open, low-power standard for identifying and precisely locating spacecraft whilst our satellite Curium One established an open-source baseline for larger CubeSat systems and allowed us to test a bunch of new technologies. From sourcing a launch opportunity to the final integration ...
|
| 12/27/24 |
Recent breakthroughs in machine learning have dramatically heightened the demand for cutting-edge computing chips, driving advancements in semiconductor technologies. At the forefront of this progress is Extreme Ultraviolet (EUV) lithography—a transformative method in microchip fabrication that enables the creation of ultra-small, high-performance devices. However, the path from raw materials to these state-of-the-art chips navigates a complex global supply chain riddled with technical ...
|
| 12/27/24 |
Custom silicon chips are black boxes that hold many secrets, like internal ROMs, security features and audio DSP algorithms. How does one start reverse engineer them? Let's look at the basics of silicon reverse engineering, what gate array chips are, and how some tooling can generate Verilog code automatically from a die shot.
|
