Open Source Computer Aided Modeling and Design
Alliance / Coriolis2
parametric programmatic ASIC Place and Route using python
Coriolis is a suite of software for taking chip designs and turning them into ASICs (aka VLSI design). It is silicon-proven, having been used with Alliance auto-scaleable nsxlib Cell Libraries to produce ("tape out") NDA-free GDS-II files that resulted in successful working 180nm ASICs, and has been used in ASICs up to 800k gates. The input is HDL (verilog, VHDL, and yosys RTLIL) and the output is 100% complete GDS-II, with IO pads, cells, SRAMs all fully "Placed and Routed", ready for ASIC manufacture.
However unlike traditional P&R software (which may or may not have had, at some point in its development, a scripting language added as an afterthought), coriolis2 is written in a hybrid of c++ and python modules. Layout is done not by a file format that must be loaded by a GUI: layout for each ASIC is actually a python program that, through the coriolis2 python modules imported by that program, reads the HDL, reads the Cell Libraries, and, fully under parametric programmatic control, creates the layout.
This talk provides a demo walkthrough of coriolis2 in action, to produce an actual GDS-II layout including the IO Ring and IO Pads.
Additional information
| Type | devroom |
|---|
More sessions
| 2/7/21 |
During this short talk, I will introduce CADCloud an online platform tightly integrated with FreeCAD and designed to manage version tracking and user collaborations in CAD. CADCloud aims to create a reference database of 3D models generated by FreeCAD users and allow them to easily handle their lifecycle and sharing.
|
| 2/7/21 |
Presentation of the new features in sparselizard 202012. They include adaptive mesh refinement, interpolation order adaptivity (hpFEM), time-adaptivity, speedups, syntax optimization, link to gmsh, move to cmake and a large number of added functions.
|
| 2/7/21 |
The architecture, engineering, and construction industry is a vast, diverse, but highly proprietary field. The primary means of data exchange between architects, structural, MEPF engineers, cost planners, surveyors, program schedulers, asset/facility management and more revolve around a concept known as Building Information Modeling (BIM) in addition to CAD. Many of these tools do not exist as free software, or are drastically better, or are dominated by a monopoly vendor market with lock-in ...
|
| 2/7/21 |
KiCad 6 features a new real-time netlisting system that is used to determine connectivity between items in schematics as the user draws them. Previously, netlisting in KiCad was a relatively slow operation that only took place when commanded by the user. I will discuss the motivations behind this system, some details of its implementation, benefits it brings, and some opportunities for future improvements.
|
| 2/7/21 |
Open Cascade Technology is a framework for B-Rep modeling. The lecture presents a status update from the previous talk (at FOSDEM 2020).
|
| 2/7/21 |
ngspice development is heading towards the ngspice-34 release. Three major activities are to be reported: We have integrated the high frequency bipolar model HICUM-2.4 from TU Dresden, Germany into the C sources of ngspice. Efficient simulation of GHz circuits becomes possible. ngspice has been adapted to efficiently serve the upcoming Open Source Skywater 0.13um CMOS PDK. adms for ngspice has been enhanced to allow integrating Berkeley BSIM Bulk and CMG models. Application examples will show ...
|
| 2/7/21 |
The term brain-computer interface is well known among engineers, tinkerers, and specifically among researchers. Companies like BackYard Brains made it accessible for all at a relatively affordable price, with their initiative of neuroscience for all. The price of their device and the ease of usability it comes with is pretty good for a school student who's just looking for an introduction to neuroscience but, the resolution of Arduino's ADC (10bit) doesn't allow it to be used for any real ...
|
